We define N-model tests that target detection of stuck-at faults [1, 13, 15], N-detection of single stuck-at faults belonging to N specified fault models. We profaults [3] , and detection of transition faults [16] . develops procedures for generating and optimizing Nreduction in the IDDQ current measurements compared model tests using the existing ATPG tools. to the originally generated tests. We also propose a reduced complexity ILP approximation.
We define N-model tests that target detection of stuck-at faults [1, 13, 15] , N-detection of single stuck-at faults belonging to N specified fault models. We profaults [3] , and detection of transition faults [16] . To our vide a method for deriving minimal tests using integer knowledge a simultaneous ILP optimization for multilinear programming (ILP) without reducing the indiple fault models has not been attempted before. vidual fault model coverage. Any test sequences, deIn this paper we develop an ILP method for multipleterministic, random, functional, N-detect, etc., can be fault models [14] . It is recognized that the complexity minimized for the given set of fault models. Stuck integer linear programming (ILP) model to reduce the antees a solution. We believe that, whenever a solution CPU time and obtain a result that may still be quite is possible, the hybrid LP-ILP will be faster than the close to the optimum. The worst-case complexity of recursive-LP. LP is polynomial-time while that of ILP is exponential. We have devised an "hybrid LP-ILP" method, 6 . Results outlined in Section 5, which is a variation of the published recursive-LP method of test minimization [4] .
We applied our optimization techniques to two combinational and three scan inserted sequential circuits.
Hybrid LP-ILP Method
We used three fault models: stuck-at, transition and IDDQ faults. We initially generated test vectors for
Observing the large time-complexity for some ILP each fault model using the commercial ATPG tool, runs, we developed an hybrid LP-ILP method. This Mentor Graphics FastScan [7] . For IDDQ faults, the method solves any ILP problem and can be effectively pseudo stuck-at model [6] was used as supported in used for our proposed model described in Section 4.
FastScan. Stuck-at and IDDQ vectors were single patOnce we have formulated the ILP, an LP model is tern tests and transition delay vectors were two-pattern obtained by changing the {0,1} integer variables to real tests, which were considered as a single entity in the numbers in the range [0, 1] . This LP is solved and vari-ILP model. For combinational circuits, the transiables below 0.1 are then rounded to 0 and variables tion delay tests were simple two patterns tests applied above 0.9 are rounded to 1. The rounded variables are one after another, however, for scan-inserted sequential now treated as constants, constraints are updated and circuits we obtained both launch-on-shift (LOS) and the LP solution and rounding processes are repeated launch-on-capture (LOC) patterns [5, 12] .
until no more variables can be rounded to either a 0 or The results of minimization over multiple fault moda 1. Then a much reduced ILP is solved. The results els using the ILP method are given in Table 1 . After in Section 6 reveal the reduced time complexity of this generating the vector sets for the fault models, they method.
were reduced separately for their respective fault modSince we round variables on both sides, i.e., to 0 and els using tools provided in FastScan. Columns 3 and to 1, the procedure can lead to an intermediate solu-4 give the number of vectors for original and reduced tion that may not satisfy all remaining constraints. In vector sets. We used the test vectors generated by such a case, the problem can be solved by the previFastScan (column 3 of Table 1 ) as our initial test set.
ously proposed recursive-LP algorithm [4] , which guarWe obtained the fault dictionary information for all of MC3.6 those vectors and then used that in the formulation of value (rounded to the next higher integer) gives a lower ILP as mentioned in previous sections.
bound on the absolute optimum solution as would be For our experiments we used the Sun Sparc Ultra-10
given by the ILP. machine with 4.0 GB shared RAM. We used AMPL- Table 3 gives a comparison between this lower bound CPLEX package for ILP [2] . While executing AMPL number, pure ILP method and hybrid LP-ILP method we specified a CPU time limit of 5000 seconds. The refor the combined model. Columns 1 and 2 give the sults for various circuits and their vector sets are tabucircuit name and the different weights W used, respeclated in Table 1 Table 2 .
The results show an effective reduction in both the The columns of the 
